

# CHIMERA Network impairment emulator

### **TOP FEATURES**

- Industry's only fully integrated traffic generation & impairment solution (Valkyrie & Chimera)
- Multi-speed impairment– 10/25/40/50& 100GE – in a compact 1U chassis or as a ValkyrieBay test module
- High port density
- Flexible port reservation

## XENA VALUE PACK\*

- Included with Chimera:
- User-friendly software (ValkyrieManager, Valkyrie3918, Valkyrie2544, Valkyrie1564 Valkyrie2889 and XOA CLI, ValkyrieREST-API)
- Three years' free software updates
- Three years' free hardware warranty
- Free tech support & training for the product lifetime





Chimera can emulate network impairment at five Ethernet speeds: 100GE, 50GE, 40GE, 25GE and 10GE. This unique flexibility is provided via two physical transceiver cages, both supporting QSFP28 and QSFP+ transceivers.

The result is a versatile solution that provides consistent, accurate, well-defined and repeatable impairments to traffic between DUTs in the lab. Chimera is ideal for benchmarking, stress/negative, "what-if" and regression testing of network infrastructure and Ethernet equipment capable of supporting 100GE such as switches, routers, NICs and fronthaul/backhaul platforms.

Chimera is easily controlled using XOA CLI scripting, making automation of tests simple using the Python library supplied by Xena.

Chimera can test five speeds up to 100GE and is available in the standalone ChimeraCompact chassis or as a 2-slot test module for the ValkyrieBay chassis.

(See ordering information at the end of this document)

CVCT	EM	OV	<b>H</b> 3	$\sqrt{I}$	7
		UV		VΠ	

Interface category (*)	QSFP28 · 100G, 50G, 40G*, 25GE and 10G* Ethernet QSFP+ · 40G, 10G Ethernet * Depending on transceiver capabilities
Total number of test ports (*)	2x100G, 4x50G, 2x40G, 8x25G and 8x10G Ethernet
Interface options (*)	Each cage  •1 x 100GBASE-SR4/LR4/CR4, or •2 x 50GBASE-SR2/LR2/CR2, or •1 x 40GBASE-SR4/LR4/CR4, or •4 x 25GBASE-SR/LR/CR, or •4 x 10GBASE-SR/LR/CR  Actual interface options depend on the capabilities of the inserted transceiver. Both cages must run with the same base interface configuration (e.g. 2 x 50G).  ** As defined by the Ethernet Technology Consortium  802.3bj standard Consortium** 802.3ba 802.3b
Forward Error Correction (FEC)	<ul> <li>RS-FEC (Reed Solomon) FEC, IEEE 802.3 Clause 91 (100GE)</li> <li>RS-FEC (Reed Solomon) FEC, IEEE 802.3 Clause 108 (25GE)</li> <li>RS-FEC (Reed Solomon) FEC, 25G Ethernet Consortium (25GE)</li> </ul>
Number of transceiver module cages	2 x QSFP28/QSFP+
Port statistics	Link state, FCS errors, frame and byte counters
Field upgradeable	System is fully field upgradeable to product releases (FPGA images and software)
Tx disable	Enable/disable of optical laser
SyncE	Lock Tx clock to recovered Rx clock from any input port (Single clock domain)
Emulator bypass mode	Sub 1 µs delay (depending on port speed) ability is +/- 35 ppm)

(\*) Depends on speed variant. See Ordering Information.

## 100/50/40/25/10GE PCS/PMA LAYERS

Link Flap	Single short or repeatable link down events with ms precision
Error Injection (PMA Layer)	Single short or repeatable error inject periods at PMA layer with ms precision
Supported frame sizes	Ethernet packets from 56 to 12288 bytes

## FLOWS

Number of flows per port	8 (incl. default flow)
Flow filter definition	Any protocol within the first 128 packet bytes. This includes:  • Ethernet (DMAC / SMAC)  • Any number of VLAN tags.  • Any number of MPLS labels.  • IPv4 / IPV6  • UDP/TCP  • eCPRI / RoE  • Custom data fields.  • Xena Payload ID (Xena proprietary)
Flow statistics	Chimera implements impairment counters per flow, including dropped, corrupted, mis-ordered and duplicated packets.


CHIMERA

IMPAIRMENT PER FLOW		
General	Impairments can be changed dynamically	
Packet Manipulation	Packet drop Duplication Mis-ordering Protocol Corruption (Ethernet Frame FCS, IP/UDP/TCP header Check Sum error)	
Latency / Jitter	Constant latency  • Max. latency lossless 160ms (100GE wire-speed) Step-size 100 ns, accuracy: +/- 50 ns  • Max. latency reduced bandwidth 1.6 s (19.5 sec)  • Min. (Intrinsic) delay: 7.0 µs for 40G/50G/100G  7.2 µs for 25G  13.0 µs for 10G  Accumulate & Burst  Step (2 alternating delays)  Jitter (Distributions - see below)	
Flexible Distributions	Drop, duplication and corruption probability is configurable up to 100%. Step size: 0.0001% Impairments and jitter (Duplication, Drop, Corruption and latency) can be applied with very flexible distributions including Random, Periodic, Gilbert-Elliot, Gaussian, Gamma and Uniform. You can also specify custom distributions to be used with impairments.	
Bandwidth Control (L1 / L2)	Policing - Step size: 100 kbps Shaping - Step size: 100 kbps	

HARDWARE SPECIFICATIONS		
Dimensions (installed in a 1U ChimeraCompact)	<ul> <li>W: 19" (48.26 cm) / H: 1.75" (4.45 cm) / D: 9.8" (25 cm)</li> <li>Weight: 10 lbs (4.5 kg)</li> </ul>	
Power	<ul> <li>AC Voltage: 100-240V</li> <li>Frequency: 50-60Hz</li> <li>Max. Power: 90W (ValkyrieCompact) / 120W (ValkyrieBay)</li> <li>Max. Current: 0.8A with 120V supply, and 0.4A with 240V supply</li> </ul>	
Max. Noise	<ul><li>ChimeraCompact: 49 dBa</li><li>ValkyrieBay: 58.5 dBa</li></ul>	
Oscillator characteristics	<ul> <li>Initial Accuracy is 3 ppm</li> <li>Frequency drift over 1st year: +/- 3 ppm (over 15 years: +/- 15 ppm)</li> <li>Temperature Stability: +/- 20 ppm (Total Stability is +/- 35 ppm)</li> </ul>	
Environmental	<ul> <li>Operating Temperature: 10 to 35°C</li> <li>Storage Temperature: -40 to 70°C</li> <li>Humidity: 8% to 90% non-condensing</li> </ul>	
Regulatory	FCC (US), CE (Europe)	


**CHIMERA** 

#### How Chimera processes incoming traffic:



#### One module - multiple options

Chimera has 2 transceiver cages. The type of transceiver used determines the speeds and number of ports available. The port number / speed configuration must be the same for both cages and this is defined using ValkyrieManager, Xena's traffic generation and analysis software.



#### **ORDERING INFORMATION**

Chi-100G-5S-2P (Chimera 2 slot module):
100GE 5-speed impairment test module with 2 x QSFP28 cages, for testing 2 x
100GBASE SR4/LR4/CR4 or 4 x 50GBASE SR2/LR2/CR2 or 2 x 40GBASE SR4/ LR4/CR4
or 8 x 25GBASE SR/LR/CR or 8 x 10GBASE SR/CR

C-Chi 100G-5S-2P (Chimera compact) : 1U chassis with 100GE 5 speed impairment test module with 2 x QSFP28 cages, for testing 2 x 100GBASE SR4/LR4/CR4 or 4 x 50GBASE SR2/LR2/CR2 or 2 x 40GBASE SR4/LR4/CR4 or 8 x 25GBASE SR/LR/CR or 8 x 10GBASE SR/CR

